Design of CMOS I/O buffers and bus drivers or any circuit which is to drive a significant load both on-chip and off-chip. Layout techniques to minimize noise and maximize speed by shear floor planing, routing and power planning, leading to the success of various chips in 28nm, 16nm, 7nm, 5nm and 3nm technology node.
